Computer Forums

Member Login

Remember Me? Sign Up! | Forgot Password
 
Slogan
 
Closed Thread
Old 05-24-2007, 09:24 AM   #1 (permalink)
 
Banned

Join Date: Aug 2005

Posts: 3,480

maroon1 is on a distinguished road

Default SSE4 instruction to improve CPU-GPU collaboration

Quote:
We already know that Intel's upcoming 45nm processors, code-named Penryn, will harbor a new instruction set called SSE4. The folks at ExtremeTech have now learned some details about an instruction in the SSE4 instruction set that may pave the way for integration between microprocessors and graphics processors. As the site explains, this "streaming load" instruction allows graphics data to bypass the processor's cache:

The streaming load instruction is a 16-byte aligned load instruction. But interestingly, the results are held in a temporary stream buffer that bypasses the normal cache hierarchy, a high-priority expressway that other data types haven't received. Intel identified the streaming-load instruction as ideal for GPU-CPU sharing, as well as imaging.

According to the lead architect on Penryn, Stephen Fischer, "This is an interesting instruction, as it opens the door to new areas of collaboration between CPU and the GPU." Fischer adds that the instruction "improves the read buffer from the GPU to the CPU by a factor of eight." ExtremeTech says that, when asked at a lunch panel whether the instruction was a response to AMD's "Fusion" integrated CPU-GPU, Fischer replied, "I could see where people would say that."
The Tech Report - SSE4 instruction to improve CPU-GPU collaboration

Is Intel's 'Penryn' Chip Hiding Graphics Support?
maroon1 is offline  
Old 05-24-2007, 09:33 AM   #2 (permalink)
hmammen's Avatar
 
Self Proclaimed Immortal

Join Date: Jan 2006

Location: Denton, TX (UNT)

Posts: 2,501

hmammen is on a distinguished road

Send a message via AIM to hmammen Send a message via MSN to hmammen Send a message via Yahoo to hmammen
Default Re: SSE4 instruction to improve CPU-GPU collaboration

Hm...would be kinda interesting considering the power of todays GPUs and if they were not bottlenecked by cache. If this is utilized in the production versions of the chips...we will have even faster clocks and our programs will run that much faster.....seems like its very good technology.
__________________



-For now-
MacBook Pro with 8600GT


hmammen is offline  
Old 05-24-2007, 09:37 AM   #3 (permalink)
Trotter's Avatar
 

Join Date: Jan 2005

Location: The South

Posts: 19,955

Trotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to all

Default Re: SSE4 instruction to improve CPU-GPU collaboration

Quote:
"I could see where people would say that."
Who would have thunk it?
__________________
R.I.P. Danny L. Trotter , 14 Nov 1945 - 4 Sept 2009




DFI LanParty-UT SLI-D - Windows 7 64-bit - AMD Athlon X2 4200+ w/CNPS9500
4GB RAM(4x1GB) - Razer Lachesis - EVGA GTX 260 Core 216 896MB


>>>> I am looking for donated DDR2 (link) <<<<

< < < < < If I've been helpful, rep me. . . .
Trotter is online now  
Old 05-24-2007, 09:46 AM   #4 (permalink)
hmammen's Avatar
 
Self Proclaimed Immortal

Join Date: Jan 2006

Location: Denton, TX (UNT)

Posts: 2,501

hmammen is on a distinguished road

Send a message via AIM to hmammen Send a message via MSN to hmammen Send a message via Yahoo to hmammen
Default Re: SSE4 instruction to improve CPU-GPU collaboration

LOL.....not like intel was cooking this up already though.
__________________



-For now-
MacBook Pro with 8600GT


hmammen is offline  
Old 05-24-2007, 10:02 AM   #5 (permalink)
Trotter's Avatar
 

Join Date: Jan 2005

Location: The South

Posts: 19,955

Trotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to all

Default Re: SSE4 instruction to improve CPU-GPU collaboration

Until Intel get rid of the FSB bottleneck, they will have a problem. Sounds like it is getting better, though.
__________________
R.I.P. Danny L. Trotter , 14 Nov 1945 - 4 Sept 2009




DFI LanParty-UT SLI-D - Windows 7 64-bit - AMD Athlon X2 4200+ w/CNPS9500
4GB RAM(4x1GB) - Razer Lachesis - EVGA GTX 260 Core 216 896MB


>>>> I am looking for donated DDR2 (link) <<<<

< < < < < If I've been helpful, rep me. . . .
Trotter is online now  
Old 05-24-2007, 10:32 AM   #6 (permalink)
Apokalipse's Avatar
 

Join Date: Jun 2003

Location: Melbourne, Australia

Posts: 13,739

Apokalipse has a spectacular aura aboutApokalipse has a spectacular aura about

Default Re: SSE4 instruction to improve CPU-GPU collaboration

Quote:
Originally Posted by Trotter View Post
Until Intel get rid of the FSB bottleneck, they will have a problem. Sounds like it is getting better, though.
I am thinking HTT 3.0 will go well with graphics cards anyway

But then again, AMD's HTT goes well with anything
__________________

1 + 1 = 3 if you define 3 as a result of 1 + 1
Apokalipse is offline  
Old 05-24-2007, 11:23 AM   #7 (permalink)
vernong1992's Avatar
 

Join Date: Dec 2006

Posts: 19,822

vernong1992 is a jewel in the roughvernong1992 is a jewel in the roughvernong1992 is a jewel in the roughvernong1992 is a jewel in the rough

Default Re: SSE4 instruction to improve CPU-GPU collaboration

Quote:
Originally Posted by Trotter View Post
Until Intel get rid of the FSB bottleneck, they will have a problem. Sounds like it is getting better, though.
what FSB bottleneck? Elaborate plz
vernong1992 is offline  
Old 05-24-2007, 12:00 PM   #8 (permalink)
Trotter's Avatar
 

Join Date: Jan 2005

Location: The South

Posts: 19,955

Trotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to allTrotter is a name known to all

Default Re: SSE4 instruction to improve CPU-GPU collaboration

Intel chips do not have on-die memory controllers, so they are limited by the speed of the FSB. Everything must pass through the chipset both ways. This is where AMD really made their speed difference known. Intel keeps raising the FSB, but it is still there.

If Intel has added an on-die mem controller I have not heard about it.
__________________
R.I.P. Danny L. Trotter , 14 Nov 1945 - 4 Sept 2009




DFI LanParty-UT SLI-D - Windows 7 64-bit - AMD Athlon X2 4200+ w/CNPS9500
4GB RAM(4x1GB) - Razer Lachesis - EVGA GTX 260 Core 216 896MB


>>>> I am looking for donated DDR2 (link) <<<<

< < < < < If I've been helpful, rep me. . . .
Trotter is online now  
Old 05-24-2007, 04:40 PM   #9 (permalink)
zmatt's Avatar
 
The Bulldog

Join Date: Mar 2006

Location: In an empty Ramen packet

Posts: 4,381

zmatt has a spectacular aura aboutzmatt has a spectacular aura about

Default Re: SSE4 instruction to improve CPU-GPU collaboration

i agree with trotter. thats their biggest shortcoming. you would think they would have figured that out by now.
__________________


ポップ・タルトが大好きです。
<<<<<<<Rep is always welcome
Ultimate Guitar exercises/ Songs for technique
zmatt is offline  
Old 05-24-2007, 08:29 PM   #10 (permalink)
kobe24's Avatar
 
Monster Techie

Join Date: May 2007

Location: Australia

Posts: 1,508

kobe24 is on a distinguished road

Send a message via MSN to kobe24
Default Re: SSE4 instruction to improve CPU-GPU collaboration

maybe u should tell them
kobe24 is offline  
 
Closed Thread

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On